



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|--------------------------|----------------|-------------------------|-----------------------|------------------|
| 09/834,061 | 04/11/2001 | William L. Post | 10003807-1 | 5056 |
| 57299 7 | 590 05/26/2006 | | EXAM | INER |
| AVAGO TECHNOLOGIES, LTD. | | | AGGARWAL, YOGESH K | |
| P.O. BOX 1920 | - | | ART UNIT | PAPER NUMBER |
| DENVER, CO | 80201-1920 | | ART UNIT PAPER NUMBER | |
| | | | 2622 | |
| | | DATE MAILED: 05/26/2006 | | |

Please find below and/or attached an Office communication concerning this application or proceeding.

| | | Application No. | Applicant(s) | | | |
|--|---|---|--|--|--|--|
| | • | 09/834,061 | POST, WILLIAM L. | | | |
| | Office Action Summary | Examiner | Art Unit | | | |
| | | Yogesh K. Aggarwal | 2622 | | | |
| | The MAILING DATE of this communication app | | orrespondence address | | | |
| Period fo | , | / IC CET TO EVOIDE A MONTH! | C) OD TUBETY (20) DAYO | | | |
| WHIC - Exter after - If NO - Failu Any r | ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DATE is used to be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. Period for reply is specified above, the maximum statutory period were to reply within the set or extended period for reply will, by statute, eply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b). | ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim rill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE | N. nely filed the mailing date of this communication. D (35 U.S.C. § 133). | | | |
| Status | | | | | | |
| 1)⊠ | Responsive to communication(s) filed on <u>08 M</u> | arch 2006. | | | | |
| | This action is FINAL . 2b) ☐ This action is non-final. | | | | | |
| 3)□ | Since this application is in condition for allowance except for formal matters, prosecution as to the merits is | | | | | |
| | closed in accordance with the practice under E | x parte Quayle, 1935 C.D. 11, 45 | 53 O.G. 213. | | | |
| Dispositi | on of Claims | | | | | |
| 4)⊠ | 4)⊠ Claim(s) <u>1-8 and 10-20</u> is/are pending in the application. | | | | | |
| | 4a) Of the above claim(s) is/are withdrawn from consideration. | | | | | |
| 5)⊠ | 5)⊠ Claim(s) <u>11-20</u> is/are allowed. | | | | | |
| 6)🖂 | ☑ Claim(s) <u>1-8</u> is/are rejected. | | | | | |
| · | Claim(s) <u>10</u> is/are objected to. | | | | | |
| 8) | Claim(s) are subject to restriction and/or | r election requirement. | | | | |
| Applicati | on Papers | | | | | |
| 9)[| The specification is objected to by the Examine | r. | | | | |
| 10) 🔲 🧻 | 10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner. | | | | | |
| | Applicant may not request that any objection to the o | drawing(s) be held in abeyance. See | e 37 CFR 1.85(a). | | | |
| | Replacement drawing sheet(s) including the correcti | | • • | | | |
| 11)[| The oath or declaration is objected to by the Ex | aminer. Note the attached Office | Action or form PTO-152. | | | |
| Priority u | ınder 35 U.S.C. § 119 | | | | | |
| 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: | | | | | | |
| | Certified copies of the priority documents have been received. | | | | | |
| | 2. Certified copies of the priority documents have been received in Application No | | | | | |
| | 3. Copies of the certified copies of the priority documents have been received in this National Stage | | | | | |
| * 0 | application from the International Bureau | | | | | |
| 3 | ee the attached detailed Office action for a list o | or the certified copies not receive | :u. | | | |
| Attachment | • • | _ | | | | |
| | e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) | 4) Interview Summary Paper No(s)/Mail Da | | | | |
| 3) 🔲 Inform | nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) No(s)/Mail Date | | atent Application (PTO-152) | | | |

Response to Arguments

1. Applicant's arguments filed 03/08/2006 have been fully considered but they are not persuasive.

Examiner's response:

2. Applicant argues w.r.t claim 1 (Amendment, pp 9) that Katoh fails to teach "receiving a defective pixel location that does not vary from frame to frame". For example, Katoh uses circuit 107 to perform a variety of different detection schemes, as set forth and described in FIGS. 2, 12, 15 and 16, that can vary from frame to frame. The Examiner respectfully disagrees.

Katoh teaches that during power-on the white spot noise circuit 107 (figure 2) continuously allows the iris 102 to be closed to detect the white spot noise (col. 3 line 66-col. 4 line 4). Since the iris 102 is closed, the output measured is dark current. The dark current of a very large level is such as pixel A13 is referred to as white noise (col. 4 lines 25-31). A certain threshold level for comparison is selected.

The position information on the pixel which produces the signal of a level higher than the threshold level is stored into the memory 110 as white spot noise pixel position information (col. 4 lines 31-36, figure 4 steps 201-204). The storing process for storing the position information of all pixels in which white spot noises occur into the memory 110 is finished, so that the processing routine EXITS from a white spot noise pixel detecting loop (col. 5 lines 1-5, figure 4, step 205). Therefore the position information for all defective pixels is stored ONCE into the memory 110 at power up and compared against the position of current pixels (col. 5 lines 14-19).

If for example a pixel whose position information coincides with defective pixel location in the memory 110, that pixel is determined as a defective pixel (col. 5 lines 16-18). The

correction process of replacing a defective pixel with a previous value is explained in figures 6-8. The Examiner notes that <u>once</u> the storing process for storing the position information of all pixels in which white spot noises occur into the memory 110 is finished the processing routine exits from a white spot noise pixel detecting loop, therefore the location of the defective pixels in each frame remains the same because it is compared against the same locations of defective pixels stored in the memory 110 i.e. it is consistent and the pixels are replaced with a consistent (previous values, See also applicant's specification paragraph 47, a consistent replacement choice is defined as a previous pixel value) if a pixel is found defective.

Therefore Katoh does teach the claimed limitation "receiving a defective pixel location that does not vary from frame to frame, when the current pixel location is a defective pixel location, providing a consistent replacement pixel value as the output pixel value wherein the method eliminates one of artifacts that stem from inconsistent detection of defective pixel from frame to frame and artifacts that stem from inconsistent replacement of defective pixels.

Regarding figure 12 which is similar to first embodiment except that after storing the position information on the defective pixel which produces the signal of a level higher than the threshold level is stored into the memory 110 as white spot noise pixel position information, the power of the circuit is turned off. This is done so that when the power is turned on so that the time required to display the picture is reduced and also because the white spot noise is detected in a state in which each section of the video camera is sufficiently warmed and the circuit system and the like are stabilized detection precision of a white spot noise is further raised. Indeed during the power-off state the memory 110 is backed with a power from a sub-battery (col. 6 line 41-col. 7 line 21).

Application/Control Number: 09/834,061

Art Unit: 2622

Therefore this embodiment further reinforces Examiner's stance that the position of the defective pixels are stored on memory 110 only once and compared with the position of the current pixels for each and every frame during power up or down.

Page 4

- 3. Applicant further argues Katoh appears to employ a variety of different correction schemes, as set forth and described in FIGS. 7, 10 and 13, that can lead to inconsistent defective pixel replacement, which may cause undesirable artifacts. The Examiner respectfully disagrees. Figures 7 and 10 are two different methods to replace the defective pixels and only one is implemented at a time which is consistent with the Applicant's specification wherein the consistent replacement facility can replace a defective pixel with a previous value pixel in the same frame, on the same row, and a predetermined number of pixels from the current pixel location.
- Applicant argues with regards to Suzuki, that the pixel output signals are not the same and do not fairly teach "defective pixel locations" as claimed (page 11). The Examiner respectfully disagrees. Pixel output signals are not being read as defective pixel locations, rather Suzuki teaches pixel output signal S(1; 1,1) is stored in the first memory address 0001 (col. 6 lines 30-37). Therefore a pixel location S(1,1) corresponding to a defective pixel location wherein (1,1) means the defective pixel located in a first row and column is stored in address 0001. Similarly a pixel location S(2,1) corresponding to a defective pixel location wherein (2,1) means the defective pixel located in a second row and first column is stored in address 0002 of the memory (col. 6 lines 37-38). Therefore Suzuki does teach storing defective pixel locations in a table.

Application/Control Number: 09/834,061

Page 5

Art Unit: 2622

5. Applicant argues that correspondence between the pixel address and memory address used to store a particular pixel output signal is not the same and does not fairly teach "storing the defective pixel locations in a sorted order". The word "sort" is defined in the Webster's New World Dictionary as "to arrange a group of records in a particular way, as chronologically or alphabetically, so that they can be accessed more efficiently". In this case as taught in Suzuki e.g. a pixel location S(1,1) corresponding to a defective pixel location wherein (1,1) means the defective pixel located in a first row and column is stored in address 0001 (col. 6 lines 30-37). Similarly a pixel location S(2,1) corresponding to a defective pixel location wherein (2,1) means the defective pixel located in a second row and first column is stored in address 0002 of the memory (col. 6 lines 37-38). Therefore pixel locations [(1,1), (2,1), (3,1)] are arrange in a numerical order in locations 0001, 0002, 0003 respectively. As the meaning of the word sort clearly explains the reason for sorting is so as access the records easily and efficiently, therefore by sorting pixels in a numerical order, the search of the pixels would be done easily and more efficiently. Therefore if all the pixels are defective pixels and are stored in the memory in an order (e.g. according to numbers in Suzuki), a search of the memory to determine if a current pixel location is defective will be obviated.

Claim Rejections - 35 USC § 103

- 6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Application/Control Number: 09/834,061

Art Unit: 2622

7. Claims 1-8 are rejected under 35 U.S.C. 103(a) as being unpatentable over Katoh et al. (US Patent # 5,796,430) in view of Suzuki (US Patent # 5,500,521).

Page 6

[Claim 1]

Katoh et al. teaches a method for correcting at least one defective pixel (col. 3 lines 59-63) comprising:

- a) receiving a current pixel location that does not vary from frame to frame (col. 5 lines 14-15, figure 2, S208, the position of the defective pixels are stored on memory 110 only once and compared with the position of the current pixels for each and every frame);
 - b) receiving a defective pixel location (col. 5 lines 24-26);
- c) determining whether the current pixel location is a defective pixel location (col. 4 lines 25-36);
- d) when the current pixel location is not a defective pixel location, providing a received pixel value as output pixel value (col. 5 lines 50-51, figures 6-8); and
- e) when the current pixel location is a defective pixel location, providing a consistent replacement pixel value as the output pixel value (col. 5 lines 42-50, figure s 6-8). The Examiner notes that once the storing process for storing the position information of all pixels in which white spot noises occur into the memory 110 is finished the processing routine exits from a white spot noise pixel detecting loop (col. 5 lines 1-5), therefore the location of the defective pixels in each frame remains the same because it is compared against the same locations of defective pixels stored in the memory 110 i.e. it is consistent and the pixels are replaced with a consistent (previous values, See also applicant's specification paragraph 47, a consistent replacement choice is defined as a previous pixel value) if a pixel is found defective. Therefore Katoh teaches the claimed limitation wherein the method eliminates one of artifacts that stem from inconsistent

detection of defective pixel from frame to frame and artifacts that stem from inconsistent replacement of defective pixels.

Katoh teaches the step of employing a table for storing a plurality of defective pixel locations includes storing the defective pixel locations (figure 1, element 110) but fails to teach storing the defective pixels in a sorted order wherein a search of the table to determine if a current pixel location is a defective pixel location is obviated. However Suzuki teaches a method of storing defective pixels (white flaws) in data memory 49 such as when all pixels have are defective or few of them have white flaws (col. 6 lines 30-57). Suzuki further teaches that when the defective pixels are stored in data memory 49 with the correspondence established, they can be searched easily in a short period of time with a readout signal corresponding to defective pixel address stored in a random access memory 61 (col. 7 lines 7-18). Thus, it is noted that by storing the pixels in a sorted order as taught by Suzuki and reading them in a direct correspondence a search of the table to determine if a current pixel location is a defective pixel location is obviated.

Therefore taking the combined teachings of Katoh and Suzuki, it would have been obvious to one skilled in the art at the time of the invention to have been motivated to store the defective pixels in a sorted order wherein a search of the table to determine if a current pixel location is a defective pixel location is obviated in order to reduce the processing time in storage and readout of the pixels.

[Claim 2]

Katoh teaches that the current pixel location includes a current row and a current column, wherein the defective pixel location includes a defective pixel row and a defective pixel column

(col. 4 lines 36-53, col. 5 lines 21-29, figures 5 and 6) wherein the step of determining whether the current pixel location is a defective pixel location further comprises: 1) comparing the current row with the defective pixel row and comparing the current column with the defective pixel column (col. 5 lines 14-15, figure 2); 2) determining whether there is a match between the current row and column the defective pixel row and column (col. 5 lines 16-18, figure 2, the output of step 208).

[Claim 3]

Katch teaches the step of when the current pixel location is not a defective pixel location, providing a received pixel value as an output pixel value further comprises receiving a pixel value from an analog to digital converter and providing the received pixel value as an output pixel value (figure 1 shows the noise correction circuit 107 receiving a pixel value from an A/D converter 106 and figure 8d disclose an output signal A₁₁ when it is determined that the pixel is not a defective pixel).

[Claim 4]

Katoh teaches the step of when the current pixel location is a defective pixel location, providing a previous pixel value as the output pixel value further comprises 1) providing a consistent (previous values, See also applicant's specification paragraph 47, a consistent replacement choice is defined as a previous pixel value) that is in the same frame, in the same row, and a predetermined number of pixels from the current pixel location as the output pixel value (See figures 6-8).

[Claim 5]

Katoh teaches the step of providing a previous pixel value that is in the same frame, in the same row, and a predetermined number of pixels from the current pixel location as the output pixel value further comprises providing a previous pixel value that has the same color as the current pixel (col. 5 lines 52-56). Katoh also teaches replacing a defective pixel value with a signal of the same color filter (col. 5 lines 53-55). The Examiner notes that if a Bayer pattern color filter is used then replacing the defective pixel with the same color filter means replacing it with a pixel value that is two locations to the left of the current defective pixel.

[Claim 6]

Katoh does not specifically teach the step of when the current pixel location is one of the first pixel location and the second pixel location of a row, providing a zero pixel value as the output pixel value. However such an arrangement would be a design choice to replace a first pixel or a second pixel with a zero if that is found to be defective because there is no previous pixel available for replacement. The first or the second pixel can be replaced with a zero or one depending upon the designer specifications.

[Claim 7]

Katoh teaches when the current pixel location is a defective pixel location, providing a consistent (previous values, See also applicant's specification paragraph 47, a consistent replacement choice is defined as a previous pixel value) as the output pixel value further comprises 1) employing a two step delay circuit (figure 10, element 1001 and 1002) to provide a replacement value for the defective current pixel. It would be inherent that the two-step delay circuit is reset to zero at the beginning of every row in order to refresh the circuit with a fat zero (or reset). [Claim 8]

Katoh teaches the step of determining whether the current pixel location is a defective pixel location further comprises employing a memory for storing a plurality of defective pixel locations (col. 4 lines 36-53) and accessing the memory for defective pixel locations (col. 5 lines 24-29) wherein the defective pixel locations are predetermined and wherein the memory provides a detection of defective pixels that is consistent from frame to frame and wherein artifacts that stem from an inconsistent defective pixel detection are eliminated (The threshold level against which the pixels are compared to determine whether it is a defective pixel is dependent upon temperature (col. 2 lines 14-21) and is therefore consistent from frame to frame assuming temperature is constant for a set of frames. Although Katoh teaches a memory and not a look-up-table, dual mode usage of Look-up-table SRAM cell to provide either a logic function or memory function has been very well known in the art for FPGA devices).

Allowable Subject Matter

- 8. Claims 10 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
- 9. Claims 11-20 are allowed.

See the previous office action for reasons of allowance.

Conclusion

10. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO

MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Yogesh K. Aggarwal whose telephone number is (571) 272-7360. The examiner can normally be reached on M-F 9:00AM-5:30PM.

- 11. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David Ometz can be reached on (571)-272-7593. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.
- 12. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

YKA

SUPERVISORY PATENT EXAMINER